Optimized FPGA design, verification and implementation of a neuro fuzzy controller for PMSM drives

To reduce the resource usage while implementing in field programmable gate array (FPGA), a sequential execution using finite state machine (FSM) is applied. Thirdly, based on electronic design automation (EDA) simulator link, a simulation work is constructed by MATLAB/Simulink and ModelSim co-simulation mode which the PMSM, inverter and speed command are performed in Simulink as well as the speed controller of PMSM drives is executed in ModelSim. | +Model MATCOM-3832; No. of Pages 17 ARTICLE IN PRESS Available online at Mathematics and Computers in Simulation xxx (2012) xxx–xxx Original article Optimized FPGA design, verification and implementation of a neuro-fuzzy controller for PMSM drives Hsin-Hung Chou a , Ying-Shieh Kung b,∗ , Nguyen Vu Quynh b , Stone Cheng a a Department of Mechanical Engineering, National Chiao-Tung University, 1001 University Road, East District, Hsinchu City 300, Taiwan, ROC b Department of Electrical Engineering, Southern Taiwan University, 1 Nan-Tai Street, Yong-Kang District, Tainan City 710, Taiwan, ROC Received 24 October 2011; received in revised form 22 June 2012; accepted 23 July 2012 Abstract The work presents a neural fuzzy controller (NFC) for speed loop of permanent synchronous motor (PMSM) drives based on the technology of field programmable gate array (FPGA). Firstly, a mathematic model of the PMSM drive is derived; then to increase the performance of the PMSM drive system, a fuzzy controller (FC) which its parameters are adjusted by a radial basis function neural network (RBF NN) is applied to the speed controller for coping with the effect of the system dynamic uncertainty. Secondly, very high speed IC hardware description language (VHDL) is adopted to describe the behavior of the speed controller of PMSM drives which includes the circuits of space vector pulse width modulation (SVPWM), coordinate transformation, NFC, etc. Besides, to reduce the resource usage while implementing in field programmable gate array (FPGA), a sequential execution using finite state machine (FSM) is applied. Thirdly, based on electronic design automation (EDA) simulator link, a simulation work is constructed by MATLAB/Simulink and ModelSim co-simulation mode which the PMSM, inverter and speed command are performed in Simulink as well as the speed controller of PMSM drives is executed in ModelSim. Finally, some co-simulation results validate the effectiveness of

Không thể tạo bản xem trước, hãy bấm tải xuống
TÀI LIỆU MỚI ĐĂNG
1    73    2    28-04-2024
16    441    9    28-04-2024
Đã phát hiện trình chặn quảng cáo AdBlock
Trang web này phụ thuộc vào doanh thu từ số lần hiển thị quảng cáo để tồn tại. Vui lòng tắt trình chặn quảng cáo của bạn hoặc tạm dừng tính năng chặn quảng cáo cho trang web này.