Lecture Digital Design with the Verilog HDL - Chapter 6: FSM with Verilog provide students with knowledge about explicit state machines, declare registers to store explicit states, combination logic circuit controls states, edge-trigger behaviour synchronizing the states, level-trigger behaviour describing the next states and output logic, . |