Lecture Digital Logic & Design: Lesson 41 provide students with knowledge about memory; DRAM access: DRAM read cycle (fig 1a), DRAM write cycle (fig 1b), FAST page access mode (fig 2); DRAM refresh: burst refresh 1024 row refreshed in 8 ms, distributed refresh single row refreshed in microsec, RAS only refresh; . |