Digitale Hardware/ Software-Systeme- P30

Digitale Hardware/ Software-Systeme- P30:Getrieben durch neue Technologien und Anwendungen wird der Entwurf eingebetteter Systeme zunehmend komplexer. Dabei ist eine Umsetzung als Hardware/Software- System heutzutage der Stand der Technik. Die Minimierung von Fehlern im Entwurf dieser Systeme ist aufgrund deren Komplexit¨at eine der zentralen Herausforderungen unserer heutigen Zeit. | 574 Literatur 228. HOWDEN W. E. Theoretical and Empirical Studies of Program Testing. In Proceedings of the International Conference on Software Engineering ICSE Seiten 305-311 1978. 229. HU A. J. High-Level vs. RTL Combinational Equivalence An Introduction. In Proceedings of the International Conference on Computer Design ICCD Seiten 274-279 2007. 230. HUANG . und . CHENG Assertion Checking by Combined Word-Level ATPG and Modular Arithmetic Constraint-Solving Techniques. In Proceedings of the Design Automation Conference DAC Seiten 118-123 2000. 231. IBARRA O. H. und S. Moran Probabilistic Algorithms for Deciding Equivalence of Straight-Line Programs. Journal of the ACM 30 1 217-228 1983. 232. IEEE IEEE Standard Glossary of Software Engineering Terminology. IEEE Std 1990. 233. IEEE IEEE Standard VHDL Language Reference Manual. IEEE Std. 1076-1993 1993. 234. IEEE IEEE Standard for Property Specification Language PSL . IEEEStd 1850 2005. 235. IEEE IEEE Standard for SystemVerilog - Unified Hardware Design Specification and Verification Language. IEEE Std 1800 2005. 236. IEEE IEEE Standard SystemC Language Reference Manual. IEEE Std 1666 2006. 237. http products fv design_team_simulator . 238. http products fv formaLverifier . 239. ISHIURA N. H. SAWADA und S. Yajima Minimization of Binary Decision Diagrams based on Exchanges of Variables. In Proceedings of the International Conference on Computer-Aided Design ICCAD Seiten 472-475 1991. 240. ITRS International Technology Roadmap for Semiconductors - System Drivers. Technischer Bericht ITRS 2007. http . 241. IvanCiC F. I. Shlyakhter A. Gupta M. K. Ganai V. Kahlon C. Wang und Z. Yang Model Checking C Programs using F-Soft. In Proceedings of the International Conference on Computer Design ICCD Seiten 297-308 2005. 242. IvanCiC F. Z. Yang M. K. Ganai A. Gupta und P. Ashar Efficient SAT-Based Bounded Model Checking for Software Verification. Theoretical .

Không thể tạo bản xem trước, hãy bấm tải xuống
TÀI LIỆU MỚI ĐĂNG
Đã phát hiện trình chặn quảng cáo AdBlock
Trang web này phụ thuộc vào doanh thu từ số lần hiển thị quảng cáo để tồn tại. Vui lòng tắt trình chặn quảng cáo của bạn hoặc tạm dừng tính năng chặn quảng cáo cho trang web này.