Đang chuẩn bị liên kết để tải về tài liệu:
Fault Tolerant Computer Architecture-P1

Fault Tolerant Computer Architecture-P1: For many years, most computer architects have pursued one primary goal: performance. Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore’s law into remarkable increases in performance. Recently, however, the bounty provided by Moore’s law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults. | Fault Tolerant Computer Architecture iii Synthesis Lectures on Computer Architecture Editor Mark D. Hill University of Wisconsin Madison Synthesis Lectures on Computer Architecture publishes 50 to 150 page publications on topics pertaining to the science and art of designing analyzing selecting and interconnecting hardware components to create computers that meet functional performance and cost goals. Fault Tolerant Computer Architecture Daniel Sorin 2009 The Datacenter as a Computer An Introduction to the Design of Warehouse-Scale Machines Luiz André Barroso and Urs Holzle 2009 Computer Architecture Techniques for Power-Efficiency Stefanos Kaxiras and Margaret Martonosi 2008 Chip Mutiprocessor Architecture Techniques to Improve Throughput and Latency Kunle Olukotun Lance Hammond James Laudon 2007 Transactional Memory James R. Larus Ravi Rajwar 2007 Quantum Computing for Computer Architects Tzvetan S. Metodi Frederic T Chong .