This article delves into parasitic capacitance in planar transformers, highlighting the impact of PCB layout on parasitic capacitance values, simulating validation, and proposing solutions to reduce parasitic capacitance in planar transformers through PCB layout. |